> 其他 >
Error:Top-level design entity "Verilog1" is undefined
最近在玩QUARTUS
本人用的时VERILOG HDL硬件描述语言!
初学者,见谅!
人气:343 ℃ 时间:2020-05-30 03:43:24
解答
Most likely you named the project something different than your top-level entity/module/filename. (Type depends on source, where entity=VHDL, module=Verilog, and filename.bdf=schematic). To tell Quart...
推荐
猜你喜欢
© 2025 79432.Com All Rights Reserved.
电脑版|手机版